This paper presents a design of the controllable emulator of the FOC (Fractional-Order Capacitor) and its application. The circuit is based on 5 th -order RC topology (type Foster I), where the passive elements in the topology are replaced by electronically adjustable components. The proposed emulator is based on OTA (Operational Transconductance Amplifier) and VDCC (Voltage Differencing Current Conveyor). The electronically controllable resistors are implemented by OTAs. The electronically tunable capacitors are implemented using capacitance multipliers, which employ VDCCs. The proposed structure provides the electronic control of the order and electronic shifting of the frequency band of the approximation validity. The proposed FOC emulator is also used for fractional-order filter design. The proposed circuits are verified using PSpice simulations. Index Terms-Fractional-order element; Fractional-order capacitor; Foster I; RC ladder; Fractional-order filter.
I. INTRODUCTION
The research in the area of fractional-order systems and circuits is an attractive topic for many scientific groups around the world [1] , [2] . Compared to the integer-order systems, fractional-order systems can expand the possibilities in designing of different systems in various scientific areas, e.g., in measurement of biological samples [3] - [6] , design of control systems [7] - [9] , measurement techniques of various signals [10] , [11] , electronics [12] , [13] , and agriculture [14] .
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resistor [15] - [17] . The resulting impedance of FOC is then given by ZFOC(s) = 1/(s α ×Cα), where s is Laplacian operator and Cα is called as pseudo-capacitance in Farad/sec 1-α [17] , [18] . Next type of the FOE is FOI (Fractional-Order Inductor), where its impedance is Z(s) = s α ×Lα, where the Lα is called as pseudo-inductance in Henry/sec 1-α [19] .
FOC is not commercially available element nowadays [16] . However, FOC can be approximated by suitable RC (Resistor-Capacitor) ladder structure with selected parameters. There are several types of the most commonly used RC ladder structures: Foster I, Foster II, Cauer I, and Cauer II [17] . The calculation of the values of resistors and capacitors of the RC structure is based on the selected approximation of the s α . The CFE (Continued Fraction Expansion) and Oustaloup´s approximation are most commonly used approximations for the FOC design [8] , [17] - [19] . The advantage of this method is easy usage of the proposed RC structures approximating the FOC in any circuit structure (oscillator, filter, etc.) instead of conventional capacitor [20] - [22] . One of the drawbacks of this design method is the limitation of frequency band of the approximation validity, which depends on the number of sections of the proposed RC structure. Another disadvantage is that for each value of α a new RC structure with recalculated values of the passive parts must be arranged.
A design of a novel controllable FOC emulator is introduced in this paper. The FOC emulator is designed based on 5 th -order of the RC ladder structure (type Foster I) with Oustaloup's approximation, where the passive parts are replaced with the subcircuits with electronically controllable parameters. The proposed circuit offers electronic control of its order and shifting of the frequency band of the approximation validity without disturbing each other. In comparison with passive FOC, only one structure is used for realization of different values of the order of FOC emulator and approximation types (Oustaloup, CFE, etc.). All passive parts in the topology have a constant value. Another advantage is that the frequency band of the approximation validity can be easily shifted. Only in [19] , scientists present similar solutions of the active FOC emulator. In comparison with [18] , the circuit presented in this paper provides the FOC order and approximation validity frequency band controlling. The fractional-order low-pass and high-pass
II. PROPERTIES OF USED ACTIVE ELEMENTS
The proposed electronically adjustable FOC (Fractional-Order Capacitor) emulator consists of structure with two types of active elements. The first type of active element is OTA (Operational Transconductance Amplifier) with two voltage inputs and one current output [23] . The schematic symbol of this element is shown in Fig. 1(a) . The function of the OTA element is described by the relation IOUT = gm× (VIN+ -VIN-), where the parameter gm represents the transconductance. If necessary, the number of the current outputs of OTA can be easily extended. The second type of the active element used in FOC emulator is VDCC (Voltage Differencing Current Conveyor) [24] . The schematic symbol and internal block conception are depicted in Fig. 2 . It can be seen that VDCC consists of one OTA and CCII+/-(Second Generation Current Conveyor). The relations between VDCC terminals are as follows: IZ = gm×(VP -VN), IP = IN = 0, VX = VZ, IWP = -IWN = -IX [24] .
The proposed fractional-order filter is designed using one CCTA (Current Conveyor Transconductance Amplifier) [25] and auxiliary DO-CF (Dual-Output Current Follower). The schematic symbol and internal block concept of the CCTA are shown in Fig. 3 . It can be seen that CCTA contains one CCII+/-and BOTA (Balanced-Output Transconductance Amplifier). The function of the CCTA is described by the following equations: IOUT+ = -IOUT-= gm×VZ+, IY = 0, VX = VY, and IZ+ = -IZ-= IX. [25] . The DO-CF schematic symbol is shown in Fig. 1(b) . The function of the DO-CF is described by following equation: 
III. DESIGN OF THE ELECTRONICALLY CONTROLLABLE FOC
The FOC is approximated by 5 th -order RC structure in our design. In this case, the Foster I type topology is used with floating resistors and capacitors as is shown in Fig. 4(a) . The impedance of the Foster I structure is described by the following equation [18] 
The values of the particular resistors and capacitors were calculated using Oustaloup's approximation (performed in the MATLAB) [8] for the selected values of α, central frequency fCENTRAL (fCENTRAL represents the center of the band, where the approximation is valid), and the frequency band of the approximation validity and equivalent capacitance Ceq of the FOC. The equivalent capacitance Ceq at the angular frequency ω0, which is, in this case, equal to 2×π×fCENTRAL, is related to the so-called pseudo-capacitance Cα of FOC by the formula Cα = Ceq×ω0 1-α [18] . The obtained values of the capacitors and resistors from the proposed topology in Fig. 4(a) with five values of α are summarized in Table I . Figure 4 (b) represents electronically controllable FOC emulator. In the RC structure (see Fig. 4 (a) ), the passive parts are replaced by the subcircuits with electronically controllable active elements.
The resistors are replaced by BOTA elements connected as it is shown in Fig. 5 [6] . The value of the equivalent resistor is calculated as follows: Rnew = 1/gm_R. It is obvious that the value of the resistor is electronically controllable by changing the value of the parameter gm_R.
The capacitors in the RC structure are replaced by the capacitor multipliers that are designed by VDCC [26] . The design of the capacitor multiplier is depicted in Fig. 6 . The value of the new capacitor is calculated by: Cnew = C ×R×gm_C, where C is original value of capacitance connected to the terminal X of the VDCC, R is auxiliary resistor, and gm_C is transconductance. From the equation, it is observed that the value of the capacitance is electronically controllable by gm_C.
Note that the values of the capacitors C and auxiliary resistors R for all capacitance multipliers in the topology are constant. R 0 The proposed circuit enables control of the order of the FOC α and shift of the frequency band of the approximation validity. The value of α can be changed by adjusting all of the transconductances as in Fig. 4(b) to obtain the resistance and capacitance values according to Table I . The shifting of the frequency band of the approximation validity of the proposed FOC emulator is possible by changing the values of the controllable capacitors. When all the capacitances decreasing k-times, the frequency band shifts to k-times higher values and obviously the central frequency fCENTRAL also increases k-times.
IV. SIMULATION RESULTS
The features of the designed controllable FOC were verified in the OrCAD PSpice with behavioral models of the active elements.
The OTA (BOTA) elements are implemented by 3 rd -level of the UCC (Universal Current Conveyor) simulation model with external resistor connected to its low impedance terminal X [27] . The value of the resistor represents the value of the transconductance gm = 1/RX. In case of the resistor emulator implemented by UCC, the new value of resistor is described by RNEW = 1/gm_R = RX.
The implementation of the VDCC is based on internal block conception previously presented in Fig. 2(b) . The OTA is again implemented by UCC [27] active element. The 3 rd -level of the simulation model is also used for the implementation of CCII+/-.
The proposed circuit is simulated with the following values of the parameters: central frequency of the approximation validity frequency band fCENTRAL = 10 kHz, validity of the approximation from 100 Hz to 1 MHz (4 decades theoretically), equivalent capacitance of the FOC Ceq = 20 nF, and five values of α from 0.25 to 0.75 (Table  II) . The values of passive parts of all capacitance multipliers in the 5 th -order structure have constant and identical values for all selected α (R = 2 kΩ and C = 20 nF). Table I and the equations describing resistor emulator and capacitance multiplier as mentioned above. It can be seen that for changing the parameter α, all parameters, except R and C, must be changed. 0.49, 0.39, and 0.247. It is derived that non-ideal results are very close to the ideal ones. The value of the circuit impedance |Z| is 796 Ω at the central frequency for all values of α. From both ideal and non-ideal phase responses, it is obvious that the approximation validity bandwidth decreases for increasing α. The most significant differences can be seen for the results of the FOC with α = 0.75. It is caused by unsuitable values of components with respect to parameters of the used UCC. The differences at high and low frequencies are given by bandwidth limitations and parasitic properties of the used models of the active elements. That also applies for the shifting of the frequency band of the approximation validity. The designed circuit also provides controllability of approximation validity frequency band. It is possible by changing the values of parameters gm_C1 to gm_C5 of the capacitance multipliers. For demonstration of the frequency tuning, the circuit with α = 0.4 was selected. The circuit was tested for five values of fCENTRAL. The used values of the circuit parameters for frequency tuning are summarized in Table III 
V. APPLICATION OF THE DESIGNED CIRCUIT IN THE FILTER
As mentioned above, FOC can be used for fractionalorder frequency filter design by replacing the conventional capacitor in the structure. The order of the fractional-order filter is described according to the formula (n + α), where n is positive non-zero integer number [20] - [22] . The slope of attenuation of the fractional-order filter is described by the following equation: 20×(n + α) dB/decade. Figure 9 represents the proposed filtering topology. It consists of one CCTA and one auxiliary DO-CF as active elements, whose properties are described above. In the structure, capacitor Cα is replaced by controllable FOC structure presented above. The proposed filter provides the FLPF (Fractional-Order Low-Pass Filter) and FHPF (Fractional-Order High-Pass Filter) responses.
The general transfer function of FLPF is given by [28] 1 0
where ω0 = 2×π×f0 [rad/s] is used for frequency shifting the cut-off frequency to the required value f0. The values of K1 = 1, K2 = 1.008×α 2 + 0.2867×α + 0.2366, and K3 = 0.2171×α + 0.7914 are adopted from [28] . They are found to obtain maximally flat (Butterworth-like) magnitude frequency characteristic of the filter. The denominator of the proposed fractional-order filter in terms of circuit elements is given by
DO-CF
The values of the resistor RX and transconductance gm of the proposed filter are calculated by the following equations that stem from the comparison of (3) with denominator of (2): 1 20 ,
The PSpice simulations with behavioral models of the active elements were used for verification of the filter features. The DO-CF is implemented by 3 rd -level of the CCII+/-simulation model. For CCTA implementation, CCII+/-and BOTA active elements connected as shown in Fig. 3 are used. The BOTA element is implemented as mentioned in Section IV. The simulations of the filter were performed with the following values of the parameters: pole frequency f0 = ω0/(2×π) = 10 kHz, equivalent capacitance of FOC at 10 kHz was Ceq = 20 nF, pseudo-capacitance Cα = Ceq×ω0 1-α , and ordinary capacitor value C2 = 20 nF. The fractional-order filter was tested for three values of the filter order (1.25, 1.5, and 1.75), which is controlled by changing the parameters of the FOC emulator presented in Fig. 4(b) . The corresponding values of α are 0.25, 0.5, and 0.75. The used values of the filter parameters are listed in Table IV . The magnitude responses of the FLPF and FHPF for three selected values of α are depicted in Fig. 10(a) and Fig. 10(b) . The values of the order of the FLPF obtained from slopes of the non-ideal characteristics in Fig. 10 (a) are as follows: 1.23 (slope of attenuation 24.6 dB/decade), 1.47 (slope of attenuation 29.36 dB/decade), and 1.72 (slope of attenuation 34.4 dB/decade). The values of the order of the FHPF (see Fig. 10(b) ) from the non-ideal simulations are: 1.247 (slope of attenuation 24.94 dB/decade), 1.48 (slope of attenuation 29.61 dB/decade), and 1.67 (slope of attenuation 33.4 dB/decade). Obtained values are in good agreement with the respective theoretical values 1.25, 1.5, and 1.75. The differences are caused by complexity of the proposed circuit (FOC emulator). The bandwidth limitations of the non-ideal models of the active elements are seen at high frequencies.
- 
VI. CONCLUSIONS
The design of the controllable fractional-order capacitor (FOC) emulator and its application is presented in this paper. The circuit provides control of the order α and frequency band of the constant phase without disturbing each other. The FLPF and FHPF with controllable order are designed for verification of the FOC emulator function. The proposed filter also provides frequency tuning by changing the values of the RX and gm as seen from (4), (5) . The frequency tuning of the filter is not included in this paper. Also, the presented study can be extended for other integerorder approximations of the fractional-order capacitive impedance as the Oustaloup's one. The order of the approximation can be varied and other RC topologies than Foster I can be utilized.
